IN THE CLAIMS:

Claims 1-14 (canceled)

15. (original) A bit pump having a transmit and receive path, comprising:

a precoder, coupled to said transmit path, that preconditions a transmit signal propagating along said transmit path;

a modulator, coupled to said precoder, that reduces a noise associated with said transmit signal;

an analog-to-digital converter, coupled to said receive path, that converts a receive signal received at said bit pump into a digital format;

a resampler, coupled to said analog-to-digital converter and an oscillator of said bit pump, including:

an interpolation stage, coupled to an input of said resampler, that receives a one-bit input signal representing at least a portion of said receive signal and generates a plurality of intermediate samples from at least two input samples associated with said one-bit input signal, and

a selection stage, coupled to said interpolation stage, that selects one of said plurality of intermediate samples thereby providing an output sample that corresponds to a phase of said oscillator; and

an echo canceling system, coupled between said transmit and receive path, that attenuates an echo in said receive signal.

16. (original) The bit pump as recited in Claim 15 wherein said interpolation stage receives multiple one-bit input signals representing at least a portion of said receive signal and

generates a corresponding plurality of intermediate samples from at least two input samples associated with each of said multiple one-bit input signals.

17. (original) The bit pump as recited in Claim 16 wherein said selection stage selects corresponding ones of said plurality of intermediate samples thereby providing output samples that correspond to said phase of said oscillator.

18. (original) The bit pump as recited in Claim 17 wherein said resampler further comprises a combining stage that combines said output samples.

19. (original) The bit pump as recited in Claim 15 wherein said resampler further comprises a filter stage that filters said output sample.

20. (original) The bit pump as recited in Claim 19 wherein said filter stage comprises one of a second and third order section.

21. (original) The bit pump as recited in Claim 15 wherein said resampler further comprises a delay stage.

22. (original) A transceiver, comprising:

a framer that formats signals within said transceiver;

a bit pump coupled to said framer and having a transmit and receive path, including:

a precoder, coupled to said transmit path, that preconditions a transmit signal propagating along said transmit path;

a modulator, coupled to said precoder, that reduces a noise associated with said transmit signal;

an analog-to-digital converter, coupled to said receive path, that converts a receive signal received at said bit pump into a digital format;

a resampler, coupled to said analog-to-digital converter and an oscillator of said bit pump, including:

an interpolation stage, coupled to an input of said resampler, that receives a one-bit input signal representing at least a portion of said receive signal and generates a plurality of intermediate samples from at least two input samples associated with said one-bit input signal, and

a selection stage, coupled to said interpolation stage, that selects one of said plurality of intermediate samples thereby providing an output sample that corresponds to a phase of said oscillator; and

an echo canceling system, coupled between said transmit and receive path, that attenuates an echo in said receive signal; and

a controller that controls an operation of said framer and said bit pump.

23. (original) The transceiver as recited in Claim 22 wherein said interpolation stage receives multiple one-bit input signals representing at least a portion of said receive signal and generates a corresponding plurality of intermediate samples from at least two input samples associated with each of said multiple one-bit input signals.

24. (original) The transceiver as recited in Claim 23 wherein said selection stage selects corresponding ones of said plurality of intermediate samples thereby providing output samples that correspond to said phase of said oscillator.

25. (original) The transceiver as recited in Claim 24 wherein said resampler further comprises a combining stage that combines said output samples.

26. (original) The transceiver as recited in Claim 22 wherein said resampler further comprises a filter stage that filters said output sample.

27. (original) The transceiver as recited in Claim 26 wherein said filter stage comprises one of a second and third order section.

28. (original) The transceiver as recited in Claim 21 wherein said resampler further comprises a delay stage.